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ABSTRACT
Susanto, Samuel I. M.S.E.E., Department of Electrical Engineering, Wright State University, 2018.
FPGA-Based IR Localization Sensor.
Pursuit-evasion scenarios are common in both natural and man-made systems. Often
times, the pursuer and evader maneuver in response to each others’ actions using relative
information based on the geometry of the agents and potential obstacles within the envi-
ronment. The pursuer needs the target’s bearing angle in order to plan a trajectory or path
to capture it. We propose an FPGA-based infrared sensor array to detect up to 6 agents’
bearing angles simultaneously. The final output of the sensor is the bearing angle of other
agents. The sensor was tested and validated experimentally. Implementing the sensor and
transmitter pair on any group of robots allows them to perform the pursuit-evasion scenar-
ios (or other application) autonomously using local information.
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Introduction
1.1 Motivation
Dogfighting, missile tracking, and lion versus man, are all a well known examples of a
pursuit-evasion scenario game. While the evader may have a different task, all pursuers
share a similar objective, to capture the evader as efficiently and as fast as possible. Often
times, the pursuer has to determine its own location, with respect to the evader. One com-
monly used geometrical property is the bearing angle, which is the direction of the evader
as seen from the pursuer’s reference point or vice versa. Bearing angle is then used to cal-
culate and plan the capture or evasive trajectory, depending on how one defines the game.
In order to implement these pursuit-evasion scenarios more realistically, we designed a
bearing-only sensor, utilizing infrared technology, and implemented the design on an FPGA.
In addition, a concurrent multiple target detection feature is also applied, to improve the
sensor’s capabilities to achieve a more complex game scenarios.
1.2 Other Solutions
This section discusses existing alternative technologies that can be used to produce relative
bearing measurements of agents or beacons.
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1.2.1 Off-the-Shelf Sensor
The closest off-the-shelf produce to the sensor designed for this thesis is the OSEPP IR-
Follower [1] as can be seen in Figure1.1. It is an analogue sensor that contains 6 IR diodes
as depicted and has a digital (i.e. HIGH or LOW signals) and an analogue output for each of
the diode. However, it is not fully suitable for our use, since it only covers approximately
180◦. Additionally, OSEPP does not provide the sensor’s detailed operating characteris-
tic. Therefore it is difficult to identify the exact performance characteristics (ie. angular
displacement vs output voltage, proportionality of incoming irradiance vs output voltage).
Figure 1.1: OSEPP IR Follower
1.2.2 LiDAR
Any LiDAR detection system is good at locating an object however it is not very good at
identifying what object is detected. Which is not really compatible in our case, since we
are detecting a pre-built agents that have the same geometric shape. Furthermore, a LiDar
is more expensive than our designed sensor. As listed by Digi-Key [6], the price ranges
from US$39.04 to $1,148.86.
2
1.2.3 Camera Based Testbed
This is the current method used to test pursuit-evasion scenarios in Isac’s Lab, which is
a part of Eric Nees’ thesis [2], see Figure 1.2. The testbed requires a flat and level area,
indoors, with a camera system to track Unmanned Ground Vehicles (UGVs) positions and
a central computer to perform all the control and logging functions. The central computer
communicates with the UGVs through a wireless XBee module and transmits left and right
wheel speed to the UGVs. The wheel speeds are also computed by the central computer.
Placing a patterned black and white plates on top of the UGVs, allow the camera to track
each UGV’s orientation and position. This solution provides a much higher processing
capability and the UGV’s algorithm can be developed in MATLAB instead of a lower-level
languages. Since the system requires a fixed camera, the scenarios implementation can
only be done in an ideal situation (ie. flat and level surface). Thus, limiting the possibility
of different environments for the scenario implementation. For example, if instead of a
UGV, the test was done using a UAV, the camera might lose track of the UAV’s orientation
and position, when the UAV’s plates are not in the camera’s direct sight.
Figure 1.2: Testbed Setup
3
1.3 Our Solution
To eliminate the problem with environmental limitations, we designed an on-board sensor,
attached to the robot, which utilizes 12 IR receivers in order to perceive 360◦ of the robot’s
surrounding, the capabilities to identify multiple agents’ unique IDs, and transmits the
bearing angle output, which has a fixed point 16-bit data type, through SPI protocol.
4
Overall System Description
When implementing a pursuit-evasion scenario, it is necessary to know the relative bear-
ing angles between two robots, Robot A and Robot B, in order to estimate their relative
positions. The sensor array is attached on top of each robot’s mobile base, along with an
additional IR transmitter array, as can be seen in Figure 2.1a. Twelve IR receivers were im-
(a) Robot Diagram
(b) Implementation Example
Figure 2.1: Basic Overview
plemented to sense the IR signals around the robot. Each IR receiver has an approximately
effective angular range from -20◦ to 20◦, therefore the receivers are spaced evenly such
that their effective range overlaps each other. Each robot modulates the IR transmitters at a
unique frequency in order to uniquely identify itself. The available frequencies are 150Hz,
300Hz, 450Hz, 600Hz, 750Hz, and 900Hz, which allows for the unique identification of
five robots. Figure 2.2 shows the high-level block diagram of the system for a single ADC
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input. As an example, in Figure 2.1b there are 3 robots present and Robot 1 will pick up
Figure 2.2: High Level Block Diagram
a pulsed IR signal, with the frequency that belongs to Robot 2. The received IR signal is
then sampled by an analog-digital converter (ADC), therefore the FPGA can process the
incoming IR signal. In addition, the ADC and the FPGA communicates through SPI pro-
tocol, with the ADC as the slave and the FPGA as the master. To identify which robot the
signal belongs to, the sampled reading is filtered through a bank of six parallel bandpass
filters where each filter has a unique center frequency corresponding to the size possible
ID frequencies. The filtered signals are then passed on to an envelope detector, to obtain a
clearer magnitude reading. There is a IR filter bank module for each of the twelve IR re-
ceivers resulting a total of 72 bandpass filter running simultaneously. To detect the bearing
angle of Robot 2 (with respect to Robot 1), the processed twelve IR signals (after being
passed through the envelope detector) are then interpolated polynomially. There are six in-
terpolation components that run in parallel, and each component detects the bearing angle
of each available frequency.
6
Design Requirements
For the sensor to show its robustness and effectiveness, we required the sensor to have the
following properties:
◦ Output Rate(fo) : > 1 kHz
◦ Output Angular Resolution : ≤ 1◦
◦ Average Angular Error : < 5◦
◦ Minimum Simultaneous Target Detected : 5
2.1 FPGA
The FPGA used is Altera’s Cyclone IV EP4CE22D17C6N, which is integrated into De0
Nano Development board (Figure 2.3).The FPGA board accommodates 22,320 logic ele-
ments, 594 Kbits of embedded memory, and 66 embedded 18x18 multipliers, while The
board features an on-board USB-blaster circuit for programming, 72 I/O pins, 5V, two 3.3V
power pins, and four GND pins. Along with an on-board 50MHz clock, the De0 Nano also
features a 32MB SDRAM and 2Kb I2C EEPROM. Although the board also contain an in-
tegrated ADC, we decided not to utilize it, with hope that our code could be implemented
on the same FPGA chip, whether integrated into a development board or not.
2.2 Infrared Receiver
The IR receiver used is AMS-TAOS IC IR Light-Volt Converter model TSL260-R-LF-ND
[4]. Figure 2.4b shows the receiver’s functional block diagram taken from the datasheet.
As can be seen from the figure, this receiver was selected because it contains an integrated
7
Figure 2.3: De0-Nano Development Board
(a) IR Receiver Component
(b) IR Receiver Block Diagram
Figure 2.4: AMS’ TSL260R
operational amplifier and feedback components. It also implements an integrated visible-
light cutoff filter and outputs a voltage which directly proportional to the light intensity.
The following list highlights some of the notable properties of the receiver:
◦ Wavelength : 940nm
◦ Voltage Output : 0V − 3.3V
◦ Single Supply Voltage : 2.7V − 5.5V
Figure 2.5 shows additional properties of the receiver. As can be seen from Figure 2.5b the
TSL260R has a lower threshold of irradiance intensity and in addition, Figure 2.5c shows
that the TSL260R has a more area coverage compared to the other model.
8
(a) Wavelength Spectrum
Range
(b) Irradiance Intensity vs VO
(c) Angular Displacement vs
Normalized VO
Figure 2.5: IR Receiver Characteristics
2.3 Analog to Digital Converter
The ADC’s model used is MCP3001 and manufactured by Microchip. The datasheet [5]
shows that MCP3001 has a 10-bit resolution, SPI interface, single supply operation of 2.7V
- 5.5V, and a sampling rate of 200ksps at 5V. Figure 2.6 shows the ADC component and
The FPGA receives the sampled reading through a SPI interface, which is implemented
(a) MCP3001 SOIC8 Package
(b) MCP3001 Connections Diagram
Figure 2.6: Microchip MCP3001 ADC
in the highest-ranked entity on ADC Control process. ADC Control has one sensitivity
list,Tsck, which is a slower clock made from the 50MHz clock. Tsck has a period of 600ns
and used as the clock supply to the ADC and to interface with the ADC. The ADC Control
process uses a finite state machine with 13 states to perform its task, refer to Figure 2.7 for a
detailed explanation of the timing analysis. Tsck is initiated after ’Start’, a button-activation
variable, has been asserted, and change the state at every falling edge of it. At S0 (State
9
Figure 2.7: ADC Control Timing Analysis
0), we initiate/restart the (state) counter variable and ADC ′Done signal. S1 is purposely
left blank in order to wait for the ADC conversion process to be finished, similarly with
S2 at which the ADC is sending out a null bit. S3 receives the ADC’s MSB while S12
receives the ADC’s LSB. Additionally, ADC ′Done signal is asserted at S12. At S13, the
sensors’ calibration process starts. Each sensor’s sampled ADC value is multiplied by their
respective gains as will be discussed in later section. S13 calibrates the first sensor, S14
the second, and S24 the twelfth sensor. The final state, S25, is referred as the stall state,
since its’ main function is to create stall time (Tstall), to generate the desired sampling time
(TS) for the ADC. The state will keep looping into itself, while counting up the counter
variable, and returns to S0 once it reaches the desired number. For example, in our case,
we want a sampling frequency (FS) of 2kHz, therefore we need a TS of 500µs. With the
minimum ADC conversion time (TADC) of 7.8µs we have:
TS = 500µs
Tstall = 500µs− 7.8µs ≈ 492µs
Countstall =
Tstall
Tsck
=
492000ns
600ns
Countstall = 820 counter
(2.1)
Which means, the state machine will keep looping into S25 for 820 times. After ADC
Control process is finished, the sampled ADC data is then passed on to FIR_ED component
10
structurally.
Signals Descriptions:
signal Tsck :600ns Period Clock, std_logic.
signal Start : Button-activated signal, std_logic.
signal Current State :Current State signals for finite state machine architecture.
signal Next State :Next State signals for finite state machine architecture.
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2.4 Filtering
The Finite Impulse Response (FIR) filter and the envelope detector are combined in a higher
ranked entity file, the FIR-ED entity. FIR-ED entity takes 3 inputs, ADC ′Done (will also
be referred as the signal buff on future sections), MISOIN , and CLOCK50 signals,
and yields 6 outputs, which is the magnitude of MISOIN filtered on each frequency bin
(total of 6 bins), namely F1OUT , F2OUT , F3OUT , F4OUT , F5OUT , and F6OUT . Figure 2.8
presents the component work flow through block diagram.
Figure 2.8: FIR-ED.vhd Block Diagram
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2.4.1 Bandpass FIR Filter
The sensor system designed is capable of detecting 6 unique frequencies, 150Hz, 300Hz,
450Hz, 600Hz, 750Hz, and 900Hz (Figure 2.9), by passing the sampled inputs into the
bandpass filter of each respective frequency bins. The bandpass filter is implemented in
60-taps FIR Direct form with a 10-bit width coefficients. It is called direct form since it is
a direct implementation of a convolution operation. The bandpass filters were designed on
a web-based FIR filter design tool [7].
Figure 2.9: Magnitude Response of each Bandpass FIR Filter
The BPF entity takes 3 inputs, ADC ′Done, CLOCK50 signals and the sampled IR re-
ceiver input, and produces one output, bpf_xxx_out signal. Additionally, there are three
models of the entity tried out, whether it uses on-board RAM or whether the process goes
sequentially or through finite state machine (FSM), which will be discussed later. Figure
2.10 shows the timing analysis of the entity. Beside the actual filtering process, the BPF
entity also determines the absolute value of the summed and accumulated bandpass filter
value. The library IEEE.STD_LOGIC_1164.ALL contains an absolute value function
called abs, however it only accepts a signed binary input. During the sum and accumulating
13
Figure 2.10: Timing Diagram of the Bandpass Filter with RAM Entity
process, the data type used is an integer, therefore it has to be converted into a signed type
and converted back again into integer (while being truncated too).
Signals Descriptions:
signal CLK_50 : On-board 50MHz Clock, std_logic.
signal buff : Indicates the ADC has finished converting a new value (ADC ′Done), std_logic.
signal State : State signals for finite state machine architecture.
signal read_en, write_en : read and write enable for the RAM component, std_logic.
signal add_sig : RAM component’s address signal, std_logic_vector(9 downto 0).
signal data_sig : RAM component’s data input signal, std_logic_vector(9 downto
0).
signal q_sig : RAM component’s data output signal, std_logic_vector(9 downto 0).
signal Accum : Sum and Accumulate signals, integer -1048576 to 1048575.
signal Acc2dout :Conversion from Accum type to signed(19 downto 0).
signal Acc2dout_temp :Absolute value of Acc2dout, signed(19 downto 0).
signal DOUT_temp : Temporary signal to hold DOUT signal, integer 0 to 1023.
signal DOUT : Output of BPF entity, triggered when buff is asserted, integer 0 to 1023.
Variable Descriptions:
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variable newAd : Address variable to store the newest input, integer 0 to 60.
variable tempAd : Address variable to retrieve the inputs starting from the newest, integer
0 to 120.
variable inc : Increment variable to point into coefficient array and increases tempAd
address, integer 0 to 60.
The BPF entity uses a finite state machine process involving five states. State 0 begins
by initializing inc, Accum by setting them to 0, deasserting read_en and asserting
write_en. Additionally, it also resets newAd to 0 if it goes above 59. State 1 stores
the new input into newAd address, then it asserts read_en and deasserts write_en
signals. State 2 starts by summing newAd with inc to find tempAd, if it is above 59 then
tempAd will be reduced by 60, to make sure it overflows similarly with newAd. Next,
Accum is determined by reading the values of tempAd address and multiply it with the
corresponding coefficient (which is pointed out by inc) and add them with the previous
Accum value. This process is repeated 60 times, as we increases inc from 0 to 60. The
state ends by deasserting read_en and write_en, since the RAM component will not
be used until the next State 0. State 3 main task is to find the absolute value of Accum.
It has three main process, first is to convert Accum into a signed 20b data type, since the
abs function can only be applied into a signed data type. Second, is to perform the abs
process. Lastly, the abs-ed value is truncated and converted back into a 10bits integer (10
MSBs were taken). The final state, State 4, waits for an asserted buff before sending out
the output. Once an asserted buff is detected, it goes to the next state, State 0.
With or Without RAM
One of the main problems of the project was the real-estate management, and we evaluated
three different versions of the bandpass filter. For the first version, we did not utilize RAM
or a finite state machine a RAM nor a finite state machine process. Instead it was a simple
for-loop process. Second version is still without a RAM but uses a finite state machine
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process. The final version, which was used for the final design, implements both RAM and
FSM process. The final design requires the use of 72 BPFs, since we are using 12 ADCs.
As can be seen from Table 2.1, the first version uses too many Logic Elements and does
not use other available on-board resources. The Second version uses less than half of the
Logic Elements the first version used, but still will not fit the final design. The third version
is efficient enough to be able to fit on the final design, because it utilizes the RAM storage
space.
BPF Type Logic Elem Total Reg 9b Emb Mult Membits
1 Without RAM, nor FSM 13% 0 0 0
2 Without RAM, with FSM 6% 692 2% 0
3 With RAM, with FSM <1% 55 2% 600(<1%)
Table 2.1: Different BPF Versions and its Resources Usage for a Single BPF
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2.4.2 Lowpass Filter
The lowpass filter entity is a part of the envelope detector, which is used to find the mag-
nitude of bandpass filtered signals. The lowpass Filter has three inputs and one output
signals, buff (indicates ADC has finished sampling a new input), IN1, IN2, and DOUT
respectively. Figure 2.11 shows the block diagram for the component. CO is the decaying
Figure 2.11: Block Diagram of Lowpass Filter Entity
constant with value of 0.9747, which is presented as an unsigned fixed point binary with
format of Q0.8 (ie.ufixed(0 downto -8)). IN1 and IN2 are the outputs from bandpass
filter entity (which is an absolute value) and the output from lowpass filter entity itself.
Signals Descriptions:
signal CLK_50 : On-board 50MHz Clock, std_logic.
signal buff : Indicates the ADC has finished converting a new value (ADC ′Done),
std_logic.
signal IN1 : Input 1, which is the previous lowpass filter output, integer 0 to 1023
signal IN2 : Input 2, the bandpass filter absolute value output, integer 0 to 1023
signal IN1_temp : Temporary signal to convert Input 1 data type into a unsigned fixed
point type, ufixed(9 downto 0).
signal IN1xC0 : Signal to save multiplication result of Input 1 with the decaying constant
C0, ufixed(9 downto -3).
17
Figure 2.12: Timing Diagram of Lowpass Filter Entity
The LPF entity is a finite state machine process with CLK_50 as its sensitivity list. Figure
2.12 shows the timing diagram of the lowpass filter component. As can be seen from the
timing diagram, the process starts when there is a HIGH is detected in buff signal. In the
final state, it will check whether buff is still asserted or not. If it is, then the process will
be stalled in State 4, until the buff gets deasserted.
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2.5 Interpolation
After the magnitude of each angle bin has been received, an interpolation is required to find
the approximate maximum magnitude, which might fall in between the angle bin associ-
ated with the discrete IR detectors. A polynomial interpolation entity is implemented on
the FPGA and utilizes the standard IEEE library with addition of fixed-point package from
IEEE-Proposed library. This polynomial component takes 14 inputs - 12 magnitudes, 50
MHz Clock, buff signal - and produce 1 output, Xmax, the angle bin which has the max-
imum magnitude, and there are two processes within the entity: Maximum Magnitude and
Interpolynomial. Additionally, the Interpolynomial process uses two IP catalogue compo-
nents, division and multiplication components. Figure 2.13 shows the block diagram of the
entity.
Figure 2.13: Block Diagram of Polynomial Interpolation Entity
Maximum Magnitude Process
The main task of this process is to locate the highest magnitude from the 12-magnitude
inputs (YM ) along with the angle bin YM is at (Xm). Since the polynomial interpolation
method is used, the process also determines the magnitude at Xm−1 and Xm+1 into account
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Figure 2.14: Timing Diagram of Maximum X and Y Process
(YL and YR respectively). Figure 2.14 shows the timing diagram of the process.
Signals Descriptions:
signal CLK_50 : On-board 50MHz Clock, std_logic.
signal buff : Indicates the ADC has finished converting a new value (ADC ′Done),
std_logic.
signal MState : State signals for finite state machine architecture
signal Y : The 12 ADCs Magnitudes, array (1x12 size) of integer 0 to 1023
signal XM : The bin (or position) which contains YM (the highest Y), sfixed(4 downto 0).
signal YL : The magnitude at Xm−1, sfixed(10 downto 0).
signal YM : The highest magnitude of Y,sfixed(10 downto 0).
signal YR : The magnitude at Xm+1, sfixed(10 downto 0).
Variable Descriptions:
variable ym_temp : Temporary YM variable used to store YM,integer 0 to 1023.
variable xm_temp : Temporary XM variable used to store XM,integer 0 to 11.
The process uses a finite state machine architecture to functions and has a sensitivity list of
CLOCK_50. State M0 starts by checking whether buff is asserted or not. If it is, it assigns
the incoming 12 magnitudes into their respective position in array Y (ie, assign first input
(y0) to Y(0), etc) and initialize ym_temp and xm_temp by setting them to 0. State M1
is the next state after State M0. In this state, the array Y is compared to itself (Y(0) with
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Y(1), etc) to find the highest magnitude and save it to ym_temp and save the position
of the magnitude to xm_temp. Then, before switching to the next state, xm_temp is
assigned to XM. State M2 assigns the proper value for YL, YM, and YR by examining
xm_temp whether it is at location 0, 11, or anywhere else, as shown in Table 2.2. Before
xm_temp YL YM YR
0 Y(11) Y(0) Y(1)
11 Y(10) Y(11) Y(0)
xm_temp Y(xm_temp-1) Y(xm_temp) Y(xm_temp+1)
Table 2.2: YL, YM, YR Values According to the Temporary XM Position
going back to State M0, the values of YL and YR were checked to make sure they are not
equal, if they were, YL will be added by 1. This was done because there will be a summing
operation of -YL + YR, thus ensuring the result will not be 0. Similarly as the LPF process,
Maximum Magnitude process will be stalled at State M2, until a deasserted buff signal has
been detected. When it does, the state machine will go back to its’ initial state.
Interpolation Process
Suppose the polynomial interpolation for YL,YM, and YR is in the form of
YL = C2X
2
L + C1XL + C0
YM = C2X
2
M + C1XM + C0
YR = C2X
2
R + C1XR + C0
(2.2)
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XL, XM , and XR are xm_temp-1, xm_temp, and xm_temp+1 respectively. (2.2) can
be represented in matrix form as follows:

YL
YM
YR
 =

X2L XL 1
X2M XM 1
X2R XR 1


C2
C1
C0
 , Y = V C (2.3)
The V in (2.3) is called Vandermonde matrix. The constants can be ontained by multiplying
the inverse of Vandermonde matrix with the output vector, thus can be represented as:
C2 =
XM −XR
det(V )
YL +
XR −XL
det(V )
YM +
XL −XM
det(V )
YR
= A2LYL + A2MYM + A2HYR
C1 =
X2R −X2M
det(V )
YL +
X2L −X2R
det(V )
YM +
X2M −X2L
det(V )
YR
= A1LYL + A1MYM + A1HYR
(2.4)
C0 is not present in (2.4) since it will not affect the outcome of the maximum angle bin
(Xmax). To find Xmax, an equation has to be set up similarly to (2.2), differentiate it with
respect to Xmax and set it equal to 0.
Ymax = C2X
2
max + C1Xmax + C0
dYmax
dXmax
= 2C2Xmax + C1 = 0
Xmax =
−C1
2C2
(2.5)
Therefore the Interpolation Process’ main objective is to calculate the CN constants. Ad-
ditionally, two methods were tested. First, which is called the Assigned Method, is to pre-
calculate the coefficients based on the assigned degree and save it as a constants or within
the RAM slots. Second method is by indexing each bins (instead assigning its actual de-
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gree), hence why it is called Indexed Method. After testing, it was found that indexing
method is more suitable for our need. The differences of these methods will be discussed
in more details at later section.
(a) Indexed ADC Placement (b) Indexed Offset Representation
Figure 2.15: Indexed Interpolynomial
The numbers 0 to 11 in Figure 2.15a shows the placement index of the 12 ADCs. After
XM has been located, it is certain that the maximum angle would be between XL and XR,
which is presented by the Offset. By indexing XL and XR to always be -1 and 1, the
Vandermonde matrix can be shown as:

YL
YM
YR
 =

1 −1 1
0 0 1
1 1 1


C2
C1
C0
 (2.6)
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Thus, C2, C1, andC0 can be found be inversing the Vandermonde matrix and multiply them
by the output vector. 
C2
C1
C0
 =

−0.5 0 0.5
0.5 −1 0.5
0 1 0


YL
YM
YR

C2 = − 0.5YL+ 0.5YR
C1 = 0.5YL− YM+ 0.5YR
(2.7)
Since XL, XM, and XR are always constant, the Vandermonde matrix is also going to be a
constant, therefore saving resources on the FPGA along with a faster computational time,
since it processes a relatively small bits numbers. Figure 2.16 shows the timing diagram of
the indexed process.
Figure 2.16: Timing Diagram of Interpolynomial Process
Signals Descriptions:
signal CLK_50 : On-board 50MHz Clock, std_logic.
signal buff : Indicates the ADC has finished converting a new value (ADC ′Done), std_logic.
signal State : State signals for finite state machine architecture.
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signal numer_sig_temp: Temporary numerator signal,sfixed(15 downto 0)
signal denom_sig_temp: Temporary denumerator signal,sfixed(10 downto 0)
signal numer_sig: Numerator signal for Division Component, std_logic_vector(15
downto 0)
signal denom_sig: Denumerator signal for Division Component std_logic_vector(10
downto 0)
signal quot_sig: Quotient signal output from Division Component std_logic_vector(15
downto 0)
signal Offset: Signal to indicate the exact location of the Xmax in respect to an indexed
angle (range of -1 to 1), sfixed(0 downto -5)
signal Xmax_temp: Indexed Xmax (range of 0 to 11.9),sfixed(5 downto -5)
signal data_2deg: Input signal for Multiplication Component, std_logic_vector(9
downto 0)
signal result_2deg: Result signal from Multiplication Component std_logic_vector(15
downto 0)
signal Xmax: Maximum Angle in degree (range of 0 to 359), integer range 0 to 360
The sensitivity list of the process is the 50 MHz Clock and the finite state machine switches
state every falling edge of the clock. State 0 starts the process by assigning −C1 to
numer_sig_temp and 2C2 to denom_sig_temp. Note that, in Figure 2.16, the value
of A is assigned to numer_sig_temp, which is 0.5(YL+YR). Since the division com-
ponent is an integer-type divisor, to get a more precise result, the numerator has to be signif-
icantly larger than the denumerator. For that purpose, numer_sig_temp is left-shifted
by 5 bits (multiplied by 32), before being passed on to numer_sig. The Divisor signals
are assigned at the start of State 1. The state then waits for two clock cycle to make sure the
divisor has enough time to process. (quot_sig) is divided by 32 by right-shifted it by 5
bits as it is assigned to OS, such that: OS<= to_sfixed(quot_sig(5 downto 0),0,-5).
With this, quot_sig’s MSB (of position 5) will be placed as OS’s MSB (of position 0)
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and so on. Since Xmax_temp is the product of summing OS and XM— and it is desired
to be within range of 0 to 11.9, State 2 make sure the combination of OS and XM will fall
within the range. State 3 assign Xmax_temp into the multiplication signal data_2deg.
The multiplication component is simply multiplies data_2deg signal with 30. The final
state, State 4, waits for an asserted buff signal before assigning res_2deg into Xmax.
2.5.1 Assigned and Indexed Methods
In the Assigned methods, the coefficients (A2L, A2M , A2H , A1L, etc) are pre-calculated
using (2.4) and saved as a constant of a signed fixed point binary data type. Figure 2.17
shows that the assigned method uses the actual degree value rather than its indexed value,
as in Figure 2.15a shows. For example, when XM (the ADC which detects the highest
Figure 2.17: Assigned ADC Placement
magnitude) is equal toX1, thenXL andXR areX0 andX2, such thatXL = 0◦, XM = 30◦,
and XR = 60◦. The Vandermonde matrix needs to be converted into radians first before
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solving for the C1 and C2 coefficients, otherwise it will not be accurate.
V =

X2L XL 1
X2M XM 1
X2R XR 1
 =

0 0 1
900 30 1
3600 60 1
 =

0 0 1
0.2742 0.5236 1
1.0966 1.0472 1
 (2.8)
Therefore the constants are defined as follows:
A2L =
XM −XR
det(V )
=
−0.5236
−0.2871
= 1.8238
A2M =
XR −XL
det(V )
=
1.0472
−0.2871
= −3.6476
A2H =
XL −XM
det(V )
=
−0.5236
−0.2871
= 1.8238
A1L =
X2R −X2M
det(V )
=
0.8225
−0.2871
= −2.8648
A1M =
X2L −X2R
det(V )
=
−1.0966
−0.2871
= 3.8197
A1H =
X2M −X2L
det(V )
=
0.2742
−0.2871
= −0.9549
(2.9)
Table 2.3 shows the complete list of XM and their corresponding coefficients. However,
27
XM Angle
C2 Coef C1 Coef
A2L A2M A2H A1L A1M A1H
X0 0◦ 1.8238 -3.6476 1.8238 -0.9549 0 0.9549
X1 30◦ 1.8238 -3.6476 1.8238 -2.8648 3.8197 -0.9549
X2 60◦ 1.8238 -3.6476 1.8238 -4.7746 7.6394 -2.8648
X3 90◦ 1.8238 -3.6476 1.8238 -6.6845 11.4592 -4.7746
X4 120◦ 1.8238 -3.6476 1.8238 -8.5944 15.2789 -6.6845
X5 150◦ 1.8238 -3.6476 1.8238 -10.5042 19.0986 -8.5944
X6 180◦ 1.8238 -3.6476 1.8238 -12.4141 22.9183 -10.5042
X7 210◦ 1.8238 -3.6476 1.8238 -14.3239 26.7380 -12.4141
X8 240◦ 1.8238 -3.6476 1.8238 -16.2338 30.5577 -14.3239
X9 270◦ 1.8238 -3.6476 1.8238 -18.1437 34.3775 -16.2338
X10 300◦ 1.8238 -3.6476 1.8238 -20.0535 38.1972 -18.1437
X11 330◦ 1.8238 -3.6476 1.8238 -21.9634 42.0169 -20.0535
Table 2.3: Angular Bins and Corresponding Coefficients
implementing this code takes up too much area (logic elements), because it requires more
bits to represents the coefficients and it will use even more bits to process the mathematical
operations. In hope for reducing the usage of the logic elements, a RAM component was
implemented to save the coefficients and some of the non-critical signals (signals that are
not assigned to input/output signals). Unfortunately, even with the coefficients and other
signals placed in the RAM slot, the design still does not fit. To reduce it even further, the
usage of only 9 or 10 ADCs were considered but still, it did not fits. Table 2.4 shows each
design with their respective resources usage.
Interpolynomial Versions Logic Elem Total Reg 9b Emb Mult Membits
1 Assigned, 12ADC, no RAM 13% 363 8% 0
2 Assigned, 12ADC, with RAM 5% 246 2% 188(<1%)
3 Indexed, 12ADC, no RAM 2% 141 2% 0
Table 2.4: Different Interpolynomial Versions and its Resources Usage to Find a Single
Maximum Angle
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Results
This section discusses how the experiment’s environment was set up and the result each
experiment yields. Additionally, this section also discusses what environmental factor that
might cause an unexpected reading result.
3.1 Experiment Setup
The experimental setup was created by placing a one to six transmitters with different
frequencies around the sensor and a stepper motor is mounted below the sensor. In order
to read the maximum angle of each corresponding transmitter’s frequency, an additional
microcontroller is used. The microcontroller is programmed through an IDE that allows
a serial printing command, thus allowing us to see the value of a certain variable. Figure
3.1 provides a top-view diagram for the experiment setup, note that the stepper motor is
underneath the sensor system block.
3.1.1 Sensor System
A custom made 3D-printed parts were modeled to hold the 12 IR receivers. Figure ??
shows the sensor holder. The sensor holder is designed such that the 12 IR receivers are
able to be positioned evenly spaced. Each IR receiver is converted into a digital data type
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Figure 3.1: Experiment Setup
through an ADC component. The ADCs are placed on a breadboard, which also runs the
power supply lines from the FPGA. The final connection is made from each ADC data
output pin into their corresponding FPGA General Pin In-Output (GPIO).
Calibration
There is an inconsistency on every IR receiver sensitivity, i.e. not all receiver reads the
same voltage, from a transmitter with the same intensity and distance. To compensate
for that, each receivers are calibrated by multiplying their sampled ADC values with their
respective gains. The gains are calculated based on the offset of each receiver, compared to
the overall receiver. Example calculation as follows:
 V1:6
V7:12
 =
3.04 3.04 2.68 3.00 3.12 2.68
3.12 3.04 2.60 3.08 3.16 3.08
 (3.1)
G1:6
G7:12
 =
1.0395 1.0395 1.1791 1.0533 1.0128 1.1791
1.0128 1.0395 1.2154 1.0260 1.0000 1.0260
 (3.2)
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Figure 3.2: 3D-Printed IR Receiver Body
V1:6 and V7:12 shows the average voltage reading of IR receiver 1 to 12. Based on this value,
a corresponding gain, G1:12, is multiplied with the sampled ADC value, during the ADC
Control process. Notice thatG11 is set to be 1, since IR receiver 11 always reads the highest
value. Each gain, which is defined as a 7-bit unsigned fixed point data type, is multiplied on
a separate state, to save more logic elements. Figure 3.13 and 3.14 compares the difference
of sensor reading with and without calibration.
3.1.2 IR LED
The IR LEDs used are OED-EL-8L (Figure 3.3) with a key characteristics of 940 nm peak
wavelength, 1.2 - 1.5V* forward voltage, and 4.0 - 5.6 mW/SR* of radiant intensity (*under
test condition of forward current equals to 20 mA)[?].
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(a) IR Emitter (b) IR Emitter Angular Displacement vs Relative Power In-
tensity
Figure 3.3: OED-EL-8L IR Emitter
Figure 3.4: 3D-Printed IR Emitters Body
3.1.3 Stepper Motor
A bipolar stepper motor from Soyo was used to rotate the sensor holder model. The model
is SY42STH38-0406B and has the following key characteristics: 12V rated voltage, 0.4A
current, 1.8◦ step angle, and a ±5% step angle accuracy. The stepper motor steps are
controlled by the microcontroller through an L298N H-bridge and rotates 8 smaller steps
to make a single full step, to ensure a smoother movement, otherwise the motor might jerk
during the stepping process and affect the sensor reading. In addition, the stepper motor
angular rotation will be used as the reference angle of the sensor reading.
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3.1.4 Microcontroller
The microcontroller used to record the sensor’s output is the ATmega328P, which is inte-
grated into an Arduino Uno development board. Additionally, the software used to program
and view the serial monitor from the microcontroller is Arduino IDE. The sensor system
communicates with the microcontroller through SPI from the FPGA, with the FPGA acts as
the master device and the bearing angle of each relevant transmitters are sent sequentially.
3.2 Experiment Result
3.2.1 Interpolation and No Interpolation
This experiment compares the interpolation and maximum magnitude (aka. stair) method,
which defines the bearing angle based on the maximum magnitude the IR array detects.
Figure 3.5 and Figure 3.6 show the interpolation result and the stair method result. The
Figure 3.5: Interpolation Method
average angular error of the stair method is 9.990◦ and the average error of interpolation
method is 1.588◦. Additionally, Table 3.1 compares the resource usage between the two
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Figure 3.6: Stair Method
Method Logic Elements Total Registers 9b Emb Mult Membits
1 Interpolation 82% 10285 100% 7%
2 Stair 59% 9399 100% 7%
Table 3.1: Different Method Resources Usage
methods.
3.2.2 Single Channel Test
We did a single channel test for all of the frequency center, by placing an IR transmitter
which emits a square wave 2V signals, with a range approximately 20cm from the sen-
sor. Stepangle is the stepper motor’s stepping angle, which is used as our reference angle.
Stepangle is plotted against Actual Angle, which is the sensor’s estimated interpolated an-
gle. Figure 3.7 to Figure 3.12 shows each frequency center test result. The angular error of
all frequency channels are 2.1◦ in average. Additionally, by observing the angular error on
each frequency center, a notable similar error (or spike) patterns can be seen. The observed
’spike’ is caused by the difference on each sensor sensitivity as discussed in previous sec-
tion. See Figure 3.13 and 3.14 for comparison of angle reading with and without calibration
respectively. A different but similar experimental setup (than the one used for single chan-
nel test) was used for comparing calibrated and non calibrated result. The average error of
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Figure 3.7: 150Hz Step Result and Error
uncalibrated reading is 2.65◦ and for the calibrated reading, the error is 1.40◦.
Figure 3.8: 300Hz Step Result and Error
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Figure 3.9: 450Hz Step Result and Error
Figure 3.10: 600Hz Step Result and Error
Figure 3.11: 750Hz Step Result and Error
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Figure 3.12: 900Hz Step Result and Error
(a) Step Reading (b) Error
Figure 3.13: Calibrated Result
(a) Step Reading (b) Error
Figure 3.14: Non Calibrated Result
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3.2.3 Multiple Channel Test
For this test, the sensor system is exposed to multiple IR transmitter with a different mod-
ulation frequency. The test condition is similar to the Single Channel test, square wave 2V
signal, with distance approximately 20cm from the sensor. Each transmitter is randomly
spaced in angle, while maintaining the same distance to the closest IR receiver.As can be
seen by comparing Figure 3.15 to Figure 3.18, with the number of transmitters increases,
the reading gets noisier and more ’spike’ appears. The appearance of the spikes is caused
when one transmitter signal collides with another transmitter signal. The transmitter signal
additive property does not only affect the magnitude, but also the frequency, thus the read-
ing gets noisier.
Figure 3.15: Two Channel Test (150Hz and 600Hz)
Example 1 which is shown in Figure 3.19, shows how transmitter 300Hz, 450Hz, and
600Hz were positioned during the six channel test, with a distance of 20cm. Figure 3.20a
to Figure 3.20c shows the oscilloscope reading for 300Hz, 450Hz, and 600Hz transmitter
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Figure 3.16: Three Channel Test (150Hz, 450Hz and 750Hz)
respectively at Rec 2. Ideally, Receiver 2 should only read the 450Hz transmitter signal,
however the interference from its neighbor transmitters is causing it to read a summed
signal, as can be observed in Figure 3.20d.
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Figure 3.17: Four Channel Test (150Hz, 450Hz, 600Hz and 900Hz)
Figure 3.18: Six Channel Test
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Figure 3.19: Part of Sensor and Transmitter Placements for Six Channel Test
(a) 300 Hz (b) 450 Hz
(c) 600 Hz (d) Scope Result on Receiver 2
Figure 3.20: 300Hz, 450Hz, and 600Hz Scope Result
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Another useful result that we have found, is when multiple agents are present in a close
proximity to each other and to the sensor (see Figure 3.21), which will cause an even
larger superposition addition. The magnitude’s reading exceeds the IR receiver’s maximum
Figure 3.21: Example 2 Diagram
voltage reading, thus causing a saturated reading. In addition to that, the sensor also reads
a different frequency than it is supposed to. Figure 3.22 shows the sensor’s stepping result
when two agents are close to each other and to the sensor.
(a) 150Hz Stepping Angle (b) 150Hz Angular Error
Figure 3.22: Saturated 150Hz Angular Step
Figure 3.23a to Figure 3.23c shows the scope result of Receiver A. For reference, 300Hz
transmitter is turned off and Figure 3.23a shows what Receiver A is reading for 150Hz
transmitter, Figure 3.23b shows the vice versa. When both transmitters are turned on,
Receiver A will read a saturated signal as shown in Figure 3.23c.
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(a) 150Hz (b) 300Hz
(c) Scope Result on Receiver A
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3.3 Conclusion
The designed FPGA-based IR localization sensor is able to meet our minimum require-
ments. The sensor is capable to detect up to 6 targets simultaneously. After a few cal-
ibrations and tunings, the sensor performs satisfyingly and produces a small margin of
inaccuracy. Most errors are introduced at the analog front-ends, that could be reduced by
designing a more specialized analog circuitry. Future solutions could include but not lim-
ited to, design a circuit to calibrate the IR receiver’s sensitivity, utilizes IR receiver and
ADC pair that has a higher operating voltage range, thus minimizing the possibility of
saturation.
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